![](http://datasheet.mmic.net.cn/230000/V4ECFUM_datasheet_15625205/V4ECFUM_21.png)
Tables
xxi
TABLES
Table
Number
Title
Page
Number
8-18
8-19
8-20
8-21
8-22
8-23
8-24
8-25
8-26
8-27
8-28
8-29
8-30
8-31
8-32
8-33
8-34
9-1
9-2
9-3
9-4
9-5
9-6
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-9
10-10
10-11
10-12
10-13
11-1
11-2
11-3
11-4
11-5
11-6
11-7
Data Cache Data Array Address Connection..............................................................8-21
Data Cache Tag Array Address Connection...............................................................8-21
Data Cache Tag Array Write Data Connection ..........................................................8-21
RAMBARn Field Description....................................................................................8-24
KRAM Size Configuration.........................................................................................8-25
Examples of Typical RAMBAR Settings...................................................................8-27
ROMBAR Field Descriptions.....................................................................................8-30
KROM Size Configuration.........................................................................................8-30
Examples of Typical ROMBAR Settings...................................................................8-32
Valid and Modified Bit Settings.................................................................................8-34
CACR Field Descriptions...........................................................................................8-46
ACRn Field Descriptions............................................................................................8-49
Instruction Cache Line State Transitions....................................................................8-53
Data Cache Line State Transitions..............................................................................8-54
Data Cache Line State Transitions (Previous State Invalid).......................................8-56
Data Cache Line State Transitions (Previous State Valid).........................................8-56
Data Cache Line State Transitions (Previous State Modified)...................................8-57
CF4e Pin Characteristics...............................................................................................9-2
M-Bus Signals...............................................................................................................9-6
Processor Operand Representation.............................................................................9-12
mrdata Requirements for Read Transfers...................................................................9-13
mwdata Bus Requirements for Write Transfers..........................................................9-13
Allowable Line Access Patterns.................................................................................9-14
New ACR and CACR Bits..........................................................................................10-6
Fault Status Encodings................................................................................................10-8
MMU Base Address Register Field Descriptions.....................................................10-11
MMU Memory Map .................................................................................................10-12
MMUCR Field Descriptions.....................................................................................10-13
MMUOR Field Descriptions.....................................................................................10-13
MMUSR Field Descriptions.....................................................................................10-15
MMUAR Field Descriptions.....................................................................................10-15
MMUTR Field Descriptions.....................................................................................10-16
MMUDR Field Descriptions.....................................................................................10-17
Version 4 K-Bus Memory Pipelines.........................................................................10-18
K-Bus Pipeline Cycles..............................................................................................10-18
PLRU State Bits........................................................................................................10-20
Debug Module Signals................................................................................................11-3
PSTDDATA: Sequential Execution of Single-Cycle Instructions.............................11-4
PSTDDATA: Data Operand Captured........................................................................11-5
Processor Status Encoding..........................................................................................11-7
0xE Status Posting......................................................................................................11-9
BDM/Breakpoint Registers.......................................................................................11-11
Rev. A Shared BDM/Breakpoint Hardware.............................................................11-13
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.