Agere Systems Inc.
113
Data Sheet
May 2001
and Packet Payload Engine
Ambassador T8110 PCI-Based H.100/H.110 Switch
12 Error Reporting and Interrupt Control
12.1 Interrupt Control Registers
12.1.1 Interrupts Via External FG[7:0] Registers
12.1.1.1 FGIO Interrupt Pending Register
The FGIO interrupt pending register stores detected interrupts via the FG[7:0] signals. The user can clear specific
pending bits by writing 1 to that bit (write 1 to clear). Interrupts via these signals are maskable via the FGIO inter-
rupt enable register.
Table 87. Interrupt Control Register Map
DWORD
Address
(20 bits)
0x00600
0x00604
0x00608
Register
Byte 3
Byte 2
Byte 1
Byte 0
FGIO polarity
GPIO polarity
System interrupt enable
high
Clock interrupt enable
high
CLKERR output select
CLKERR pulse width
In-service, byte 3
Reserved
Reserved
FGIO interrupt enable
GPIO interrupt enable
System interrupt
pending high
Clock interrupt pending
high
PCI_INTA output select
Reserved
In-service, byte 1
FGIO interrupt pending
GPIO interrupt pending
System interrupt
pending low
Clock interrupt pending
low
Arbitration control
Reserved
In-service, byte 0
System interrupt enable
low
Clock interrupt enable
low
SYSERR output select
SYSERR pulse width
In-service, byte 2
0x0060C
0x00610
0x00614
0x006FC
Table 88. FGIO Interrupt Pending Registers
Byte
Address
0x00600
Name
Bit(s) Mnemonic
Value
Function
FGIO Interrupt Pending
7
JF7OB
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
No pending interrupts via FG7 (default).
Pending interrupt via FG7.
No pending interrupts via FG6 (default).
Pending interrupt via FG6.
No pending interrupts via FG5 (default).
Pending interrupt via FG5.
No pending interrupts via FG4 (default).
Pending interrupt via FG4.
No pending interrupts via FG3 (default).
Pending interrupt via FG3.
No pending interrupts via FG2 (default).
Pending interrupt via FG2.
No pending interrupts via FG1 (default).
Pending interrupt via FG1.
No pending interrupts via FG0 (default).
Pending interrupt via FG0.
6
JF6OB
5
JF5OB
4
JF4OB
3
JF3OB
2
JF2OB
1
JF1OB
0
JF0OB