118
Agere Systems Inc.
Data Sheet
May 2001
and Packet Payload Engine
Ambassador T8110 PCI-Based H.100/H.110 Switch
12 Error Reporting and Interrupt Control
(continued)
12.1.5 System Interrupt Enable High/Low Registers
The system interrupt enable high/low registers allow for masking of interrupts via the internal system error signals.
Table 94. System Interrupt Enable High/Low Registers
Byte
Address
0x0060A System Interrupt Enable
Low
Name
Bit(s) Mnemonic Value
Function
7
JS7EB
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Disable (mask) interrupts via SYS7 (default).
Enable (unmask) interrupts via SYS7.
Disable (mask) interrupts via SYS6 (default).
Enable (unmask) interrupts via SYS6.
Disable (mask) interrupts via SYS5 (default).
Enable (unmask) interrupts via SYS5.
Disable (mask) interrupts via SYS4 (default).
Enable (unmask) interrupts via SYS4.
Disable (mask) interrupts via SYS3 (default).
Enable (unmask) interrupts via SYS3.
Disable (mask) interrupts via SYS2 (default).
Enable (unmask) interrupts via SYS2.
Disable (mask) interrupts via SYS1 (default).
Enable (unmask) interrupts via SYS1.
Disable (mask) interrupts via SYS0 (default).
Enable (unmask) interrupts via SYS0.
Disable (mask) interrupts via SYS15 (default).
Enable (unmask) interrupts via SYS15.
Disable (mask) interrupts via SYS14 (default).
Enable (unmask) interrupts via SYS14.
Disable (mask) interrupts via SYS13 (default).
Enable (unmask) interrupts via SYS13.
Disable (mask) interrupts via SYS12 (default).
Enable (unmask) interrupts via SYS12.
Disable (mask) interrupts via SYS11 (default).
Enable (unmask) interrupts via SYS11.
Disable (mask) interrupts via SYS10 (default).
Enable (unmask) interrupts via SYS10.
Disable (mask) interrupts via SYS9 (default).
Enable (unmask) interrupts via SYS9.
Disable (mask) interrupts via SYS8 (default).
Enable (unmask) interrupts via SYS8.
6
JS6EB
5
JS5EB
4
JS4EB
3
JS3EB
2
JS2EB
1
JS1EB
0
JS0EB
0x0060B System Interrupt Enable
High
7
JSFEB
6
JSEEB
5
JSDEB
4
JSCEB
3
JSBEB
2
JSAEB
1
JS9EB
0
JS8EB