
Agere Systems Inc.
195
Data Sheet
May 2001
and Packet Payload Engine
Ambassador T8110 PCI-Based H.100/H.110 Switch
Appendix B. Register Bit Field Mnemonic Summary
(continued)
D1LOP
D1RSR
D1TOB
D1WEB
D2FEB
D2ISR
D2LOB
D2LOP
D2RSR
D2TOB
D2WEB
DMMSP
DMPOB
DMSOB
DMTOB
DPGOB
EBOLR
F0DSB
F0IOB
F0ISB
F0LLR
F0MEB
F0RSR
F0ULR
F0WSP
F1DSB
F1IOB
F1ISB
F1LLR
F1MEB
F1RSR
F1ULR
F1WSP
F2DSB
F2IOB
F2ISB
F2LLR
F2MEB
F2RSR
F2ULR
F2WSP
DPLL1 lock status
DPLL1 rate
DPLL1 sync transient error
DPLL1 sync watchdog
DPLL2 sync trigger
DPLL2 input
DPLL2 sync latched error
DPLL2 lock status
DPLL2 rate
DPLL2 sync transient error
DPLL2 sync watchdog
Data memory mode
Data memory PCI error status
Data memory PCI queue status
Data memory PCI timer status
Data memory active page
Diag external buffer retry
FGIO 0 R/W direction
FGIO 0 data
Frame 0 pulse inversion
Frame 0 lower start time
FGIO 0 read mask
Frame 0 pulse width rate
Frame 0 upper start time
Frame 0 pulse width
FGIO 1 R/W direction
FGIO 1 data
Frame 1 pulse inversion
Frame 1 lower start time
FGIO 1 read mask
Frame 1 pulse width rate
Frame 1 upper start time
Frame 1 pulse width
FGIO 2 R/W direction
FGIO 2 data
Frame 2 pulse inversion
Frame 2 lower start time
FGIO 2 read mask
Frame 2 pulse width rate
Frame 2 upper start time
Frame 2 pulse width
Output
Select
Output
Enable
Enable
Select
Output
Output
Select
Output
Enable
Select
Output
Output
Output
Output
Load
Select
Load
Enable
Load
Enable
Select
Load
Select
Select
Load
Enable
Load
Enable
Select
Load
Select
Select
Load
Enable
Load
Enable
Select
Load
Select
0x00125
0x0020B
0x00121
0x0010F
0x0010B
0x0020E
0x00123
0x00125
0x0020F
0x00121
0x0010F
0x00105
0x00127
0x00126
0x00127
0x00125
0x00147
0x00482
0x00480
0x00402
0x00400
0x00403
0x00401
0x00402
0x00482
0x00480
0x00412
0x00410
0x00481
0x00413
0x00411
0x00412
0x00482
0x00480
0x00422
0x00420
0x00481
0x00423
0x00421
0x00422
5:4
—
5
5
6
—
6
3:2
—
6
6
6:0
0
0
3
0
—
0
0
7
—
0
—
—
6:0
1
1
7
—
1
—
—
6:0
2
2
7
—
2
—
—
6:0
Table 133. Mnemonic Summary, Sorted by Name
(continued)
Mnemonic
Description
Type
Register
Bit Position