
90
Agere Systems Inc.
Data Sheet
May 2001
and Packet Payload Engine
Ambassador T8110 PCI-Based H.100/H.110 Switch
8 Frame Group and FG I/O
There are eight independently programmable T8110 frame group/FGIO signals, FG[7:0]. In the frame group mode,
the pin is an 8 kHz frame reference output, with programmable pulse width, polarity, and delay offset from the inter-
nally generated frame reference. In the FGIO mode, the pin behaves as a general-purpose register bit, with pro-
grammable direction (IN or OUT) and read masking. The FG7 signal allows for an additional mode of operation,
providing a timer via a 16-bit programmable counter.
8.1 Frame Group Control Registers
8.1.1 FGx Lower and Upper Start Registers
The FGx lower and upper start registers provide a 12-bit delay offset value for the corresponding frame group bit.
Offsets are relative to the T8110 internally generated 8 kHz frame reference and have a resolution down to one
32.768 MHz clock period (30.5 ns increments).
Table 67. Frame Group and FG I/O Register Map
DWORD Address
(20 bits)
Register
Byte 3
FG0 rate
FG1 rate
FG2 rate
FG3 rate
FG4 rate
FG5 rate
FG6 rate
FG7 rate
FG7 mode upper
Reserved
Byte 2
FG0 width
FG1 width
FG2 width
FG3 width
FG4 width
FG5 width
FG6 width
FG7 width
FG7 mode lower
FGIO R/W
Byte 1
Byte 0
0x00400
0x00410
0x00420
0x00430
0x00440
0x00450
0x00460
0x00470
0x00474
0x00480
FG0 upper start
FG1 upper start
FG2 upper start
FG3 upper start
FG4 upper start
FG5 upper start
FG6 upper start
FG7 upper start
FG7 counter high byte
FGIO read mask
FG0 lower start
FG1 lower start
FG2 lower start
FG3 lower start
FG4 lower start
FG5 lower start
FG6 lower start
FG7 lower start
FG7 counter low byte
FGIO data register
Table 68. FGx Lower and Upper Start Registers
Byte Address
Name
Bit(s)
Mnemonic
Value
Function
0x00400
0x00410
0x00420
0x00430
0x00440
0x00450
0x00460
0x00470
0x00401
(0x00411)
(0x00421)
(0x00431)
(0x00441)
(0x00451)
(0x00461)
(0x00471)
FG0 Lower Start
(FG1 Lower Start)
(FG2 Lower Start)
(FG3 Lower Start)
(FG4 Lower Start)
(FG5 Lower Start)
(FG6 Lower Start)
(FG7 Lower Start)
FG0 Upper Start
(FG1 Upper Start)
(FG2 Upper Start)
(FG3 Upper Start)
(FG4 Upper Start)
(FG5 Upper Start)
(FG6 Upper Start)
(FG7 Upper Start)
7:0
F0LLR
(F1LLR)
(F2LLR)
(F3LLR)
(F4LLR)
(F5LLR)
(F6LLR)
(F7LLR)
F0ULR
(F1ULR)
(F2ULR)
(F3ULR)
(F4ULR)
(F5ULR)
(F6ULR)
(F7ULR)
LLLL LLLL Lower 8 bits of 12-bit start offset.
7:0
0000 LLLL Upper 4 bits of 12-bit start offset.