參數(shù)資料
型號(hào): T8110
英文描述: Version History
中文描述: 版本歷史
文件頁(yè)數(shù): 6/222頁(yè)
文件大小: 2343K
代理商: T8110
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)
Table of Contents
(continued)
Contents
Page
4
Agere Systems Inc.
Data Sheet
May 2001
and Packet Payload Engine
Ambassador T8110 PCI-Based H.100/H.110 Switch
7.7.1
Clock Fallback .................................................................................................................................82
7.7.1.1
Fallback Events ...................................................................................................................82
7.7.1.2
Fallback Scenarios—Fixed vs. Rotating Secondary ............................................................83
7.7.1.3
H-Bus Clock Enable/Disable on Fallback ............................................................................86
Clock Failsafe ..................................................................................................................................88
7.7.2.1
Failsafe Events ....................................................................................................................88
8 Frame Group and FG I/O ....................................................................................................................................90
8.1 Frame Group Control Registers ....................................................................................................................90
8.1.1
FGx Lower and Upper Start Registers .............................................................................................90
8.1.2
FGx Width Registers ........................................................................................................................91
8.1.3
FGx Rate Registers .........................................................................................................................91
8.2 FG7 Timer Option .........................................................................................................................................92
8.2.1
FG7 Counter (Low and High Byte) Registers ..................................................................................92
8.3 FGIO Control Registers ................................................................................................................................93
8.3.1
FGIO Data Register .........................................................................................................................93
8.3.2
FGIO Read Mask Register ..............................................................................................................93
8.3.3
FGIO R/W Register ..........................................................................................................................94
8.4 FG Circuit Operation .....................................................................................................................................95
8.4.1
Frame Group 8 kHz Reference Generation .....................................................................................96
8.4.2
FGIO General-Purpose Bits .............................................................................................................97
8.4.3
Programmable Timer (FG7 Only) ....................................................................................................97
8.4.4
FG External Interrupts .....................................................................................................................97
8.4.5
FG Diagnostic Test Point Observation ............................................................................................97
9 General-Purpose I/O ...........................................................................................................................................98
9.1 GPIO Control Registers ................................................................................................................................98
9.1.1
GPIO Data Register .........................................................................................................................98
9.1.2
GPIO Read Mask Register ..............................................................................................................99
9.1.3
GPIO R/W Register .........................................................................................................................99
9.1.4
GPIO Override Register .................................................................................................................100
9.2 GP Circuit Operation ...................................................................................................................................100
9.2.1
GPIO General-Purpose Bits ..........................................................................................................101
9.2.2
GP Dual-Purpose Bits GPIO (Override) .........................................................................................101
9.2.2.1
GP H.110 Clock Master Indicators (GP0, GP1 Only) ........................................................101
9.2.2.2
PCI_RST# Indicator (GP2 Only) ........................................................................................101
9.2.3
GP External Interrupts ...................................................................................................................101
9.2.4
GP Diagnostic Test Point Observation ..........................................................................................101
10 Stream Rate Control .......................................................................................................................................102
10.1 H-Bus Stream Rate Control Registers ...................................................................................................103
10.1.1 H-Bus Rate Registers ....................................................................................................................103
10.2 L-Bus Stream Rate Control Registers ...................................................................................................103
10.2.1 L-Bus Rate Registers .....................................................................................................................103
10.2.2 L-Bus 16.384 Mbits/s Operation ....................................................................................................104
10.2.3 16.384 Mbits/s Local I/O Superrate ...............................................................................................105
11 Minibridge ........................................................................................................................................................107
11.1 Wait-State Control Registers .................................................................................................................107
11.1.1 Minibridge Wait-State Control Registers ........................................................................................107
11.2 Strobe Control Registers .......................................................................................................................110
11.3 Minibridge Circuit Operation ..................................................................................................................110
11.4 Minibridge Operational Addressing .......................................................................................................112
7.7.2
相關(guān)PDF資料
PDF描述
T8301 T8301 Internet Protocol Telephone Phone-On-A-Chip⑩ IP Solution DSP
T8302 T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q
T8502 T8502 and T8503 Dual PCM Codecs with Filters
T8503 T8502 and T8503 Dual PCM Codecs with Filters
T8531A T8531A/8532 Multichannel Programmable Codec Chip Set
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T811004 制造商:E-SWITCH 制造商全稱:E-SWITCH 功能描述:E-SWITCH 800SP9B5M2QE
T-8110---BAL-DB 制造商:LSI Corporation 功能描述:Switch Fabric 4K x 4K 3.3V 272-Pin BGA
T8110L 制造商:AGERE 制造商全稱:AGERE 功能描述:Ambassador㈢ T8110L H.100/H.110 Switch
T-8110L 制造商:AGERE 制造商全稱:AGERE 功能描述:Ambassador㈢ T8110L H.100/H.110 Switch
T81110 制造商:Allied Controls Incorporated 功能描述:Conn Relay Socket SKT 8 POS Solder Lug ST Panel Mount