
54
Agere Systems Inc.
Data Sheet
May 2001
and Packet Payload Engine
Ambassador T8110 PCI-Based H.100/H.110 Switch
6 Operating Control and Status
(continued)
6.1.11 Failsafe Control Registers
The failsafe control register controls a return from the failsafe state. Writes to the failsafe control register trigger the
corresponding action, and the set bit(s) are automatically cleared. From the failsafe state, the user can return to
either the primary or secondary clock register sets. For more on failsafe, please see Section 7.7.2 on page 88.
Byte
Address
Name
Bit(s) Mnemonic
Value
Function
0x0010F
Watchdog EN, Upper
7
FSWEB
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Disable FAILSAFE ref watchdog (default).
Enable FAILSAFE ref watchdog.
Disable DPLL2 sync watchdog (default).
Enable DPLL2 sync watchdog.
Disable DPLL1 sync watchdog (default).
Enable DPLL1 sync watchdog.
Disable CT_NETREF2 watchdog (default).
Enable CT_NETREF2 watchdog.
Disable CT_NETREF1 watchdog (default).
Enable CT_NETREF1 watchdog.
Disable /FR_COMP watchdog (default).
Enable /FR_COMP watchdog.
Disable /CT_FRAME_B watchdog (default).
Enable /CT_FRAME_B watchdog.
Disable /CT_FRAME_A watchdog (default).
Enable /CT_FRAME_A watchdog.
6
D2WEB
5
D1WEB
4
N2WEB
3
N1WEB
2
FCWEB
1
FBWEB
0
FAWEB
Table 33. Failsafe Control Register
Byte
Address
Name
Bit(s) Mnemonic
Value
Function
0x00114
Failsafe Control
7:0
FSCSR
0000 0000
0000 0001
0000 0010
0000 0000
0000 0001
0000 0000
0000 0001
0000 0010
0000 0100
0000 1000
LLLL LLLL Failsafe threshold value, low byte.
LLLL LLLL Failsafe threshold value, high byte.
0000 0000
0000 0001
Monitor user threshold lock detect at PLOCK.
NOP (default).
Return from failsafe to nonfallback condition.
Return from failsafe to fallback condition.
Failsafe disabled.
Failsafe enabled.
Failsafe watchdog highest sensitivity.
Failsafe watchdog + 30.5 ns.
Failsafe watchdog + 121.0 ns.
Failsafe watchdog + 244.0 ns.
Failsafe watchdog + 488.0 ns.
0x00115
Failsafe Enable
7:0
FSEER
0x00116
Failsafe Sensitivity
7:0
FSSSR
0x00118
0x00119
0x0011A
OOL Threshold Low
OOL Threshold High
OOL Monitor
7:0
7:0
7:0
OLLLR
OLHLR
OOLER
Monitor direct APLL1 lock detect at PLOCK.
Table 32. Watchdog EN Registers
(continued)