
Agere Systems Inc.
23
Data Sheet
May 2001
and Packet Payload Engine
Ambassador T8110 PCI-Based H.100/H.110 Switch
4 PCI Interface
(continued)
4.1.1 PCI Interface Registers
Table 11. PCI Interface Registers Map
DWORD
Address
(20 bits)
Section
Cross
Reference
Registers
Byte 3
Byte 2
Byte 1
Byte 0
0x00100 6.1.1, 6.1.2
0x00104 6.1.3, 6.1.4 Phase alignment select
Master enable
Reserved
Clock register
access select
Fallback trigger,
lower
Watchdog EN,
lower
Reset select
Data memory mode
select
Fallback type select
Soft reset
VCSTART
0x00108
6.1.4
Fallback trigger, upper
Fallback control
0x0010C
6.1.4
Watchdog EN, upper
Watchdog select,
NETREF
Watchdog select, C8
0x00110
0x00114
14.2.3.4.2
4.1.5
External buffers descriptor table—base address register[31:0]
Reserved
Failsafe threshold
low
Status 3, latched clock
errors, upper
clock errors, lower
Status 7, system errors,
upper
errors, lower
Device ID, upper
Device ID, lower
Reserved
Reserved
Diag3
Diag2
Diag7
Diag6
Reserved
Reserved
APLL1 rate
APLL1 input
selector
APLL2 rate
Reserved
DPLL1 rate
DPLL1 input
selector
DPLL2 rate
DPLL2 input
selector
Reserved
NETREF1 LREF
select
Reserved
NETREF2 LREF
select
C8 output rate
/FR_COMP width
Failsafe enable and
status
Status 1, transient
clock errors, upper
Status 5
Failsafe control
0x00120
6.2.1
Status 2, latched
Status 0, transient
clock errors, lower
Status 4
0x00124
6.2.2,
6.2.5
6.2.6
6.2.6
13.1
13.1
13.1
7.1
Status 6, system
0x00128
0x0012C
0x00140
0x00144
0x00148
0x00200
Reserved
Status 9
Diag1
Diag5
Reserved
Main divider
Version ID
Status 8
Diag0
Diag4
Diag8
Main input selector
0x00204
0x00208
7.1
7.1
Resource divider
Reserved
Main inversion select
LREF input select
0x0020C
7.1
Reserved
LREF inversion
select
NETREF1 input
selector
NETREF2 input
selector
Master output
enables
CCLK output enables
L_SC0 select
H-bus rate B/A
L-bus rate B/A
0x00210
7.1
NETREF1 divider
0x00214
7.1
NETREF2 divider
0x00220
7.2
NETREF output
enables
Reserved
L_SC1 select
H-bus rate D/C
L-bus rate D/C
0x00224
0x00228
0x00300
0x00320
7.2
7.2
10.1
10.2
SCLK output rate
L_SC3 select
H-bus rate H/G
L-bus rate H/G
TCLK select
L_SC2 select
H-bus rate F/E
L-bus rate F/E