Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
117
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 128. TMUX_RPOAC_CTL, Receive/Transmit TOAC/POAC Control Parameters (R/W)
Address
Bit
Name
Function
Reset
Default
00
0x4004B 15:14 TMUX_RPOAC_SEL[1:0]
Receive POAC STS-1 Port Selection.
Designates which
STS-1 inserts its path overhead bytes into the receive
POAC channel. A value of 00 disables POAC, 01 desig-
nates STS-1 #1, 10 designates STS-1 #2, and 11 desig-
nates STS-1 #3.
13
TMUX_RPOAC_OEPINS
Receive POAC Odd or Even Parity Insert.
When 1,
forces receive the output POAC parity bit to be even; oth-
erwise, the parity is odd.
12:10
RSVD
Reserved.
9:8
TMUX_TPOAC_SEL[1:0]
Transmit POAC STS-1 Port Selection.
Designates which
STS-1 obtains path overhead bytes from the transmit
POAC channel. A value of 00 disables POAC, 01 desig-
nate STS-1 #1, 10 designates STS-1 #2, and 11 desig-
nates STS-1 #3.
7
RSVD
Reserved.
6
TMUX_TPOAC_N1
Transmit POAC N1 Byte Control.
When 1, causes the
incoming POAC N1 value to be inserted into the N1 byte of
the selected TPOAC STS-1 if the corresponding
TMUX_THSN1INS (
Table 118 on page 107
) control bit is
desasserted. If the N1 is not inserted from register control
or from the transmit POAC channel, then its value
depends on SMPR_OH_DEFLT (
Table 77 on page 70
).
5
TMUX_TPOAC_K3
Transmit POAC K3 Byte Control.
When 1, causes the
incoming POAC K3 value to be inserted into the K3 byte of
the selected TPOAC STS-1 if the corresponding
TMUX_THSK3INS (
Table 118 on page 107
) control bit is
desasserted. If the K3 is not inserted from register control
or from the transmit POAC channel, then its value
depends on SMPR_OH_DEFLT.
4
TMUX_TPOAC_F3
Transmit POAC F3 Byte Control.
When 1, causes the
incoming POAC F3 value to be inserted into the F3 byte of
the selected TPOAC STS-1 if the corresponding
TMUX_THSF3INS (
Table 118 on page 107
) control bit is
desasserted. If the F3 is not inserted from register control
or from the transmit POAC channel, then its value
depends on SMPR_OH_DEFLT.
3
TMUX_TPOAC_F2
Transmit POAC F2 Byte Control.
When 1, causes the
incoming POAC F2 value to be inserted into the F2 byte of
the selected TPOAC STS-1 if the corresponding
TMUX_THSF2INS (
Table 118 on page 107
) control bit is
desasserted. If the F2 is not inserted from register control
or from the transmit POAC channel, then its value
depends on SMPR_OH_DEFLT (
Table 77 on page 70
).
0
000
00
0
0
0
0
0