TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
588
Agere Systems Inc.
24 Test-Pattern Generation/Detection Functional Description
(continued)
CRC-4 errors (E1 multiframe only) are detected via TPM_CRCE2. Interrupts are managed via TPM_CRCE2M
(
Table 507 on page 347
) bits. The global control signal SMPR_COR_COW determines if the TPM_CRCE2 event
is cleared on read or write.
TPM Data AIS Detection.
If an active data monitor detects AIS (i.e., detects all ones in the data signal), the corre-
sponding register bit TPM_AISx (
Table 510 on page 348
) is asserted (default = 0, no AIS). A TPM_AISxD
(
Table 499 on page 345
) signal detects and latches delta events (changes or transitions) in the TPM_AISx signal.
The TPM_AISxD signal is reset to 0 based on the SMPR_COR_COW global control signal; if SMPR_COR_COW
is set, event or delta signals are cleared on any microprocessor read of the event or delta register. If
SMPR_COR_COW is 0, each event or delta signal must be written with a 1 to clear it. The TPM_AISxD signal, if
asserted, will trigger an interrupt unless the corresponding interrupt mask bit TPM_AISxDM (
Table 506 on
page 347
) is set.
TPM DS1-ESF Data Link.
For DS1 extended superframe (ESF) test patterns, the received data link field contents
are presented to software via registers entitled TPM_ESFDL[15:0] (
Table 516 on page 350
).
TPM E1 Sa-Bits Field.
For E1 framed test patterns, the received Sa bits are presented to software via registers
entitled TPM_E1SAx[4:8] (
Table 530 on page 355
and
Table 531
).
24.6.3 TPM Interrupts
The TPM block is capable of generating the following (maskable) interrupts:
Table 638. TPM Interrupts
The microprocessor interface may also read the current condition (status) of TPM framing, synchronization, or AIS
detection via the TPM_OOFx (
Table 508 on page 347
), TPM_OOSx (
Table 509 on page 348
), and TPM_AISx
(
Table 510 on page 348
) indicators directly.
24.7 Microprocessor Interface
24.7.1 Microprocessor Interface Register Map
The register map of the microprocessor interface is shown in
Table 86 on page 75
. All addresses referred to in this
section are given in hexadecimal notations in the first column of the table.
Event
Int_Name
Int_Mask_Name
TPM_OOFxDM
(
Table 501 on page 345
)
TPM_OOSxDM
(
Table 502 on page 345
)
TPM_BERExM
(
Table 503 on page 346
)
TPM_FERExM
(
Table 504 on page 346
)
TPM_CRCExM
(
Table 507 on page 347
)
TPM_AISxDM
(
Table 506 on page 347
)
Description
OOFx Change TPM_OOFxD
(
Table 494 on page 343
)
TPM Out of Frame Delta
OOSx Change TPM_OOSxD
(
Table 495 on page 343
)
TPM_BEREx
(
Table 496 on page 344
)
TPM_FEREx
(
Table 497 on page 344
)
TPM_CRCEx
(
Table 500 on page 345
)
TPM_AISxD
(
Table 499 on page 345
)
TPM Out-of-Sync Delta
BER
TPM Single Bit Error
FER
TPM Framing Error
CRC Error
TPM CRC Error (DS1, ESF, or E1 only)
AISx Change
TPM AIS Delta