Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
157
Agere Systems Inc.
10 VT/TU Mapper Registers
Table of Contents
Contents
Page
10 VT/TU Mapper Registers .................................................................................................................................157
10.1 VT/TU Mapper Register Descriptions.......................................................................................................158
10.2 VT/TU Mapper Register Map ...................................................................................................................175
Tables
Page
Table 180. VT_VERSION_R, VT Mapper Ready, Version, and Identification (RO)...............................................158
Table 181. VT_GDELTA, VT Global Deltas (COR/COW)......................................................................................158
Table 182. VT_REVENT_DELTA[1—28], Receive Event and Delta Per Channel (COR/COW) ...........................159
Table 183. VT_LOPOHFAIL_EVENT, Low-Order Path Overhead Failure Event (COR/COW) .............................159
Table 184. VT_TEVENT_DELTA[1—28], Transmit Event and Delta Per Channel (COR/COW)...........................160
Table 185. VT_GMASK, VT Global Masks (R/W)..................................................................................................160
Table 186. VT_RMASK[1—28], Receive Masks Per Channel (R/W)....................................................................161
Table 187. VT_LOPOHFAIL_MASK, Low-Order Path Overhead Failure Mask (R/W)..........................................162
Table 188. VT_TMASK[1—28], Transmit Masks Per Channel (R/W)....................................................................162
Table 189. VT_GSTATE, VT Global State (RO) ....................................................................................................162
Table 190. VT_RSTATE[1—28], Receive State Per Channel (RO).......................................................................163
Table 191. VT_RAPSSTATE[1—28], Receive APS State Per Channel (RO)........................................................163
Table 192. VT_TSTATE[1—28], Transmit State Per Channel (RO) ......................................................................163
Table 193. VT_GCTL1, VT Global Control Register 1 (R/W) ................................................................................164
Table 194. VT_GCTL2, VT Global Control Register 2 (R/W) ................................................................................164
Table 195. VT_GCTL3, VT Global Control Register 3 (R/W) ................................................................................165
Table 196. VT_GCTL4, VT Global Control Register 4 (R/W) ................................................................................165
Table 197. VT_GCTL5, VT Global Control Register 5 (R/W) ................................................................................166
Table 198. VT_SIGDEG_CTL1, Signal Degrade Control Register 1 (R/W) ..........................................................167
Table 199. VT_SIGDEG_CTL2, Signal Degrade Control Register 2 (R/W) ..........................................................167
Table 200. VT_SIGDEG_CTL3, Signal Degrade Control Register 3 (R/W) ..........................................................167
Table 201. VT_SIGDEG_CTL4, Signal Degrade Control Register 4 (R/W) ..........................................................167
Table 202. VT_SIGDEG_CTL5, Signal Degrade Control Register 5 (R/W) ..........................................................168
Table 203. VT_SIGDEG_CTL6, Signal Degrade Control Register 6 (R/W) ..........................................................168
Table 204. VT_SIGDEG_CTL7, Signal Degrade Control Register 7 (R/W) ..........................................................168
Table 205. VT_SIGFAIL_CTL1, Signal Fail Control Register 1 (R/W)...................................................................168
Table 206. VT_SIGFAIL_CTL2, Signal Fail Control Register 2 (R/W)...................................................................168
Table 207. VT_SIGFAIL_CTL3, Signal Fail Control Register 3 (R/W)...................................................................168
Table 208. VT_SIGFAIL_CTL4, Signal Fail Control Register 4 (R/W)...................................................................169
Table 209. VT_SIGFAIL_CTL5, Signal Fail Control Register 5 (R/W)...................................................................169
Table 210. VT_SIGFAIL_CTL6, Signal Fail Control Register 6 (R/W)...................................................................169
Table 211. VT_TCTL[1—28], Transmit Control Per Channel (R/W) ......................................................................170
Table 212. VT_TTUOH_CTL[1—28], Transmit TU Overhead Control Per Channel (R/W)...................................171
Table 213. VT_TAPSRIVAL[1—28], Transmit APS and Remote Indication Per Channel (R/W)...........................171
Table 214. VT_TSWOW[1—28], Transmit Software Overwrite Per Channel (R/W)..............................................171
Table 215. VT_TSIG_CTL[1—28], Transmit Signaling Control Per Channel (R/W)..............................................172
Table 216. VT_J2BYTE_INS_R[1—28][1—16], J2 Insert Values Per Channel (R/W)...........................................172
Table 217. VT_RCTL[1—28], Receive Control Per Channel (R/W) ......................................................................172
Table 218. VT_RTUOH_CTL[1—28], Receive TU Overhead Control Per Channel (RO) .....................................173
Table 219. VT_RBIP2_CNT[1—28], Receive BIP-2 Error Count Per Channel (RO).............................................173
Table 220. VT_RREIV_CNT[1—28], Receive REI-V Error Count Per Channel (RO) ...........................................173
Table 221. VT_RPTR_CNT[1—28], Receive Pointer and Count Per Channel (RO).............................................174
Table 222. VT_J2BYTE_EXP_R[1—28][1—16], J2 Expected Values Per Channel (R/W, RO)............................174
Table 223. VT_THRES_CTL[1—28], Transmit Elastic Store Threshold Control (R/W).........................................174
Table 224. VT/TU Mapper Register Map...............................................................................................................175