Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
209
Agere Systems Inc.
11 M13/M23 MUX/DeMUX Registers
(continued)
Table 237. M13_DS3_STATUS2, Status (RO)
Table 238. M13_XC_DS2_LOCD_R, DS2 Loss of Clock Delta (RO)
Table 239. M13_XC_DS2_AIS_DETD_R, DS2 Alarm Indication Signal Detection Delta (RO)
Address
Bit
Name
Function
Reset
Default
000000000
0
0
0x10010
15:7
6
5
RSVD
Reserved
.
M13_RDL_FIFO_UF This bit is 1 if the receive HDLC FIFO is underflow.
M13_RDL_FIFO_AF This bit is 1 if the number of unread bytes in the receive
HDLC FIFO is greater than the fill-up level set by bits
M13_RDL_FILL[1:0] (
Table 299 on page 227
).
M13_RDS3_SEF
This bit is 1 if there are three or more F-bit errors in
16 consecutive F bits. It is not terminated until the signal is
in-frame and there are less than three F-bit errors in 16
consecutive F bits.
M13_RDS3_ALL1_
DET
8192 clock periods.
M13_RDS3_LOS
This bit is 1 if there are 175 ± 75 contiguous pulse positions
with no pulses of either positive or negative polarity at the
DS3 input. An LOS is cleared upon detecting an average
pulse density of at least 33% over a period of 175 ± 75
contiguous pulse positions, starting with the receipt of a
pulse.
M13_TDS3_LOC
This bit is 1 if the SMPR_TDS3CLK
signal fails to have
transitions for at least 10 periods of SMPR_RDS3CLK. A
single transition on SMPR_TDS3CLK resets this bit.
M13_RDS3_LOC
This bit is 1 if the SMPR_RDS3CLK signal fails to have
transitions for at least 10 periods of SMPR_TDS3CLK. A
single transition on SMPR_RDS3CLK resets this bit.
4
1
3
This bit is 1 if the input data is 0 for fewer than 9 out of
0
2
0
1
0
0
0
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x10011
15:7
6:0
RSVD
Reserved
.
Delta Bits.
These individual delta bits are set as the result of
the corresponding state bits M13_XC_DS2_LOC[7:1]
(
Table 250 on page 212
) transitioning either from 0 to 1 or from
1 to 0. They can be programmed to be either clear on read
(COR) or clear on write (COW), and they are not set to 1 again
until the event reoccurs.
M13_XC_DS2_
LOCD[7:1]
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x10012
15:7
6:0
RSVD
Reserved
.
Delta Bits.
These individual delta bits are set as the result of
the corresponding state bits M13_XC_DS2_AIS_DET[7:1]
(
Table 251 on page 212
) transitioning either from 0 to 1 or from
1 to 0. They can be programmed to be either clear on read
(COR) or clear on write (COW), and they are not set to 1 again
until the event reoccurs.
M13_XC_DS2_
AIS_DETD[7:1]