Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
349
Agere Systems Inc.
15 Test-Pattern Generation/Detection Registers
(continued)
Table 512. TPG_VAL_CRCE, Register (RO)
Table 513. TPG_BER_INSRT, Register (R/W)
Table 514. TPG_FER_INSRT, Register (R/W)
Table 515. TPG_CRCE_INSRT, Register (R/W)
Address
Bit
Name
Function
Reset
Default
0x0000
0
0x60024
15:3
2
RSVD
Reserved.
TPG_CRCEINS2 This bit is set when the user desires to inject a single CRC error
into the E1 test signal (via 0 to 1 transition).
RSVD
Reserved.
TPG_CRCEINS0 This bit is set when the user desires to inject a single CRC error
Into the DS1 test signal (via 0 to 1 transition).
1
0
0
0
Address
Bit
Name
Function
Reset
Default
0
0x60028
15
TPG_BER_EN
This bit, when set, allows automatic bit error insertion by the
microprocessor.
Reserved.
This bit is set when the user desires to inject a single bit error into
the DS3 test signal via SMPR_BER_INSRT (
Table 75 on
page 68
).
This bit is set when the user desires to inject a single bit error into
the DS2 test signal via SMPR_BER_INSRT.
Reserved.
This bit is set when the user desires to inject a single bit error into
the E1 test signal via SMPR_BER_INSRT.
Reserved.
This bit is set when the user desires to inject a single bit error into
the DS1 test signal via SMPR_BER_INSRT.
14:6
5
RSVD
0x000
0
TPG_BERINS5
4
TPG_BERINS4
0
3
2
RSVD
0
0
TPG_BERINS2
1
0
RSVD
0
0
TPG_BERINS0
Address
Bit
Name
Function
Reset
Default
0x0000
0
0x60029
15:3
2
RSVD
Reserved.
This bit injects a single framing error into the E1 test signal (via 0
to 1 transition).
Reserved.
This bit injects a single framing error into the DS1 test signal (via
0 to 1 transition).
TPG_FERINS2
1
0
RSVD
0
0
TPG_FERINS0
Address
Bit
Name
Function
Reset
Default
0x0000
0
0x6002A
15:3
2
RSVD
Reserved.
TPG_CRC4EINS2 This bit is set when the user desires to inject a single
CRC-4 error into the E1 test signal (via 0 to 1 transition).
RSVD
Reserved.
TPG_CRC6EINS0 This bit is set when the user desires to inject a single
CRC-6 error into the DS1 test signal (via 0 to 1 transition).
1
0
0
0