Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
215
Agere Systems Inc.
11 M13/M23 MUX/DeMUX Registers
(continued)
Table 260. M13_DS1_AIS_DET_R[1—4], DS1 Alarm Indication Signal Detect Status Registers (RO)
Table 261. M13_DS1_LB_DET_R[1—4], DS1 Loopback Detect Status Registers (RO)
Table 262. M13_DS1_FEAC_LB_DETD_R[1—4], DS1 Far-End Alarm and Control Loopback Detect Delta
Registers (RO)
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x00
0x00
0x0
0x00
0x00
0x00
0x10040
0x10041
0x10042
0x10043
0x10040
0x10041
0x10042
0x10043
15:4
15:8
15:8
15:8
3:0
7:0
7:0
7:0
RSVD
RSVD
RSVD
RSVD
Reserved.
Reserved.
Reserved.
Reserved.
The M13_DS1_AIS_DETx bits indicate when AIS is
detected on a low-speed data input, XC_DS1DATAx.
M13_DS1_AIS_DET[28:25]
M13_DS1_AIS_DET[24:17]
M13_DS1_AIS_DET[16:9]
M13_DS1_AIS_DET[8:1]
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x00
0x00
0x0
0x00
0x00
0x00
0x10044
0x10045
0x10046
0x10047
0x10044
0x10045
0x10046
0x10047
15:4
15:8
15:8
15:8
3:0
7:0
7:0
7:0
RSVD
RSVD
RSVD
RSVD
Reserved.
Reserved.
Reserved.
Reserved.
The M13_DS1_LB_DETx bits indicate when a loopback
request has been received through inversion of the third
C bit in received DS2 frames.
M13_DS1_LB_DET[28:25]
M13_DS1_LB_DET[24:17]
M13_DS1_LB_DET[16:9]
M13_DS1_LB_DET[8:1]
Address
Bit
Name
Function
Reset
Default
0x00
0x0
0x10049
0x1004A
0x1004B
0x1004C
0x10049
0x1004A
0x1004B
0x1004C
15:8
7
6:4
15:8
15:8
15:8
3:0
7:0
7:0
7:0
RSVD
M13_DS3_FLB_DETD
RSVD
RSVD
RSVD
RSVD
M13_DS1_FEAC_LB_DETD[28:25]
M13_DS1_FEAC_LB_DETD[24:17]
M13_DS1_FEAC_LB_DETD[16:9]
M13_DS1_FEAC_LB_DETD[8:1]
Reserved
.
This delta bit is set if M13_DS3_FLB_DET
(
Table 263 on page 216
) changes state. It can
be programmed to be either clear on read (COR)
or clear on write (COW), and it is not set to 1
again until another state transition occurs.
Reserved.
Reserved.
Reserved.
Reserved.
These individual delta bits are set as the result
of the corresponding state bits
M13_DS1_FEAC_LB_DET[28:1] (
Table 263 on
page 216
) transitioning either from 0 to 1 or from
1 to 0. Delta bits can be programmed to be
either clear on read (COR) or clear on write
(COW), and they are not set to 1 again until the
event reoccurs.
000
0x00
0x00
0x00
0x0
0x00
0x00
0x00