TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
96
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 103. TMUX_RHS_CTL, Receive High-Speed Control Parameters (R/W)
Address
Bit
Name
Function
Reset
Default
0x000
0
0x40019
15:4
3
RSVD
Reserved.
TMUX_LOSEXT_LEVEL
Controls External LOSEXT Polarity.
0 = active-low.
1 = active-high.
TMUX_RPSMUXSEL1
Receive Protection Switch Control.
Control bit, when
set to a logic 1, causes the receive protection switch data
and clock inputs to be selected; otherwise, the normal
receive high-speed data input is selected.
TMUX_THS2RHSLB
Transmit High-Speed to Receive High-Speed Loop-
back Control.
Control bit, when set to a logic 1, causes
the transmit output STS-3/STM-1 (AU-4) signal to be
looped back to the receive input; otherwise, the loopback
is disabled.
TMUX_RHSDSCR
Receive High-Speed Descramble Enable.
Control bit,
when set to a logic 1, causes the input STS-3/STM-1
(AU-4) signal to be descrambled; otherwise, the signal is
not descrambled.
2
0
1
0
0
0
Table 104. TMUX_RLS_BITBLK_CTL, Receive Low-Speed Control Parameters (R/W)
Address
Bit
Name
Function
Reset
Default
0x00
00
0x4001A
15:9
8:7
RSVD
Reserved.
TMUX_RCV_SS_EXP[1:0]
Expected Receive Pointer Size Bits Value.
Expected
value of incoming pointer SS bits.
TMUX_RCV_SS_ENB
Receive Size Bits Enable.
Control bit, when set to a logic
0, causes the received size bits to be ignored by the
pointer interpreter; otherwise, the received size bits must
equal the expected size bits or the received pointer value
will be invalid.
RSVD
Reserved.
TMUX_BITBLKG1
Receive Bit/Block Error Count Control.
Control bit,
when set to a logic 0, causes the receive error counter to
count bit errors; otherwise, count block errors (a block
equals one frame) occur.
TMUX_BITBLKM1
Receive Bit/Block Error Count Control.
Control bit,
when set to a logic 0, causes the receive error counter to
count bit errors; otherwise, count block errors (a block
equals one frame) occur.
TMUX_BITBLKB3
Receive Bit/Block Error Count Control.
Control bit,
when set to a logic 0, causes the receive error counter to
count bit errors; otherwise, count block errors (a block
equals one frame) occur.
TMUX_BITBLKB2
Receive Bit/Block Error Count Control.
Control bit,
when set to a logic 0, causes the receive error counter to
count bit errors; otherwise, count block errors (a block
equals one frame) occur.
TMUX_BITBLKB1
Receive Bit/Block Error Count Control.
Control bit,
when set to a logic 0, causes the receive error counter to
count bit errors; otherwise, count block errors (a block
equals one frame) occur.
6
0
5
4
0
0
3
0
2
0
1
0
0
0