Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
227
Agere Systems Inc.
11 M13/M23 MUX/DeMUX Registers
(continued)
Table 298. M13_TDS2_EDGE_R, Tx DS2 Edge (R/W)
Table 299. M13_RDL_CONTROL, RDL Control (R/W)
Table 300. M13_PM_CNT_ACT_R, Performance Counter (RO)
Table 301. M13_DS3_FERR_CNT_R[1—2], DS3 F-Bit Error Registers (RO)
Address
Bit
Name
Function
Reset
Default
000000000
0x7F
0x100A0
15:7
6:0
RSVD
Reserved.
M13_TDS2_EDGE[7:1] A logic 1 of these bits means that the transmit DS2 sig-
nals are retimed by the rising edge of the associated
clocks. A logic 0 means that the data is retimed by the
falling edge.
Address
Bit
Name
Function
Reset
Default
0x000
00
0x100A1
15:5
4:3
RSVD
Reserved.
The M13_RDL_FIFO_AF (
Table 237 on page 209
) bit is set if
the buffer reaches the fill level.
00 = sets the receive HDLC FIFO fill level to 16 bytes.
01 = sets the receive HDLC FIFO fill level to 32 bytes.
10 = sets the receive HDLC FIFO fill level to 64 bytes.
11 = sets the receive HDLC FIFO fill level to 96 bytes.
If M13_RDL_FCS = 1, the FCS bytes will be checked at HDLC
receiver. Otherwise, the FCS is not checked and the last 2
bytes of the HDLC frame are written into the FIFO.
This bit controls the DS3 framing algorithm. Out-of-frame is
declared if the F bits contain three errors in 16 bits if
M13_DS3_MODE = 0, or at least one F-bit error in four con-
secutive M-subframes if M13_DS3_MODE = 1.
A logic 1 of this bit means that the received DS3 data is
retimed by the rising edge of the associated clock. A logic 0
means the data is retimed by the falling edge.
M13_RDL_FILL[1:0]
2
M13_RDL_FCS
1
1
M13_DS3_MODE
0
0
M13_RDS3_EDGE
0
Address
Bit
Name
Function
Reset
Default
0x0000
0
0x100A5
15:1
0
RSVD
Reserved.
This bit returns a 0 when read if all performance counter val-
ues are 0; otherwise, it is set to 1.
M13_PM_CNT_ACT
Address
Bit
Name
Function
Reset
Default
0x000
0x00
0x0
0x00
0x100A6
0x100A7
0x100A6
0x100A7
15:4
15:8
3:0
7:0
RSVD
RSVD
Reserved.
Reserved.
This register holds the results from a counter that
increments each time an error is detected in either a
DS3 F bit or M bit.
M13_DS3_FERR_CNT[11:8]
M13_DS3_FERR_CNT[7:0]