70
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
7 Microprocessor Interface and Global Control and Status Registers
(continued)
Table 77. SMPR_GCR, Global Control Register (RW)
Address
Bit
Name
Function
Reset
Default
0x0000
0x0000F 15:10
RSVD
Reserved.
Performance Monitor Mode:
9:8
SMPR_PMMODE[1:0]
00 = PMRST comes from external pin.
10 = PMRST comes from external pin.
01 = PMRST comes from internal 1 s counter.
Note:
Please see
Table 82
and
Table 83
.
11 = PMRST is software controlled using the
SMPR_PMREST register bit 8 (
Table 75 on
page 68
).
Reserved.
7:5
4
RSVD
SMPR_PARITY_EVEN_ODD
Even or Odd Parity Indication on the Microproces-
sor Data Bus.
This bit controls the parity setting and
checking on the microprocessor data bus:
0 = even parity on microprocessor byte data/parity bus.
1 = odd parity on microprocessor byte data/parity bus.
Overhead Default.
This bit controls the filling of the
unused overhead bytes:
3
SMPR_OH_DEFLT
0 = filling the unused overhead bits with 0.
1 = filling the unused overhead bits with 1.
Fixed Stuff Default.
This bit controls the filling of the
fixed stuff bytes:
2
SMPR_FXD_STFF_DEFLT
0 = filling the fixed stuff bytes with 0.
1 = filling the fixed stuff bytes with 1.
Clear-On-Read or Clear-On-Write.
This bit controls
the way clearing is performed on all delta and event
bits in all registers:
1
SMPR_COR_COW
0 = the delta and event bit is cleared by writing a 1 to
it.
Note:
The clear-on-write (COW) feature does not
apply to all registers in the 28-channel framer
block. The only framer block register that has
COW is transmit FDL link register 8 (address
0x8LTD7). All other registers in the framer block
are only clear-on-read.
1 = the delta and event bits are cleared when a micro-
processor read is performed on this delta and
event bit.
Saturate or Rollover.
This bit controls if error
counters hold their values or roll over when they reach
their maximum values:
0
SMPR_SAT_ROLLOVER
0 = error counters roll over when reaching maximum
values.
1 = error counters hold their values when reaching
maximum values.