TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
566
Agere Systems Inc.
22 Cross Connect (XC) Block Functional Description
(continued)
5-9188(F)r.3
Figure 90. M12 MUX DS2 Output Cross Connect
There is another way to route DS2 signals for M12 MUXes through LINETXDATA and LINETXCLK pins, if avail-
able, by setting the block ID of XC_PDATA_Source_ID to 111 (refer to the Table on
page 557
). This configuration
is capable of supporting DS2 demand clocking operation. In DS2 demand clocking mode, the LINETXCLK pins act
as outputs; otherwise, they are input pins carrying incoming DS2 clocks. Depending on the clocking scheme, the
channel ID can be set up based on the following tables.
Table 631. XC_PDATA Source IDs for LINETXDATA Routing with Source Block = 111
Table 632. XC_PDATA Source IDs for LINETXCLK Routing with Source Block = 111
I/O Ch.
O
O
O
O
O
O
O
O
Description
Reserved
M12_DS2DAT_
M12_DS2DAT_
M12_DS2DAT_
M12_DS2DAT_
M12_DS2DAT_
M12_DS2DAT_
M12_DS2DAT_
I/O Ch.
O
O
O
O
O
O
O
O
Description
Reserved
M12_DS2DAT_1
M12_DS2DAT_2
M12_DS2DAT_3
M12_DS2DAT_4
M12_DS2DAT_5
M12_DS2DAT_6
M12_DS2DAT_7
I/O Ch.
O
O
O
O
O
O
O
O
Description
Reserved
M12_DS2DAT_1
M12_DS2DAT_2
M12_DS2DAT_3
M12_DS2DAT_4
M12_DS2DAT_5
M12_DS2DAT_6
M12_DS2DAT_7
I/O Ch. Description
O
24
O
25
O
26
O
27
O
28
O
29
O
30
O
31
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
I/O Ch.
O
O
O
O
O
O
O
O
Description
Reserved
DS2_AISCLK
DS2_AISCLK
DS2_AISCLK
DS2_AISCLK
DS2_AISCLK
DS2_AISCLK
DS2_AISCLK
I/O Ch.
O
O
O
O
O
O
O
O
Description
Reserved
DM12_DS2CLK_1
DM12_DS2CLK_2
DM12_DS2CLK_3
DM12_DS2CLK_4
DM12_DS2CLK_5
DM12_DS2CLK_6
DM12_DS2CLK_7
I/O Ch.
O
I
I
I
I
I
I
I
Description
Reserved
M12_DS2CLK[7:1]
input through
LINETXCLK pins,
the actual routings
are determined by
XC2_DS2M12CLK
SOURCE ID
I/O Ch. Description
O
24
O
25
O
26
O
27
O
28
O
29
O
30
O
31
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
M13
XC
EXTERNAL I/O
M12_DS2_DATA_OUT
XC2_DS2M12CLK
LINETXSYNC[7—1]
LINETXSYNC[14—8]
XC2_DS2M12CLK[1—7][7:0]
XC_SYNC[1—29][7:0]
SOURCE_ID = 000
CHANNEL_ID 9 TO 15
XC1
XC2
LINETXDATA[29—1]
LINERXCLK[29—1]
DS2_AISCLK
XC_DATA[1—29][7:0]
SOURCE_ID = 111
CHANNEL_ID 1TO 7
LINETXCLK[29—1]