Data Sheet
June 2002
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
89
Agere Systems Inc.
8 TMUX Registers
(continued)
Table 93. TMUX_RPOH[1—3]_DLT, Delta/Event (COR/COW)
(continued)
Address
Bit
Name
Note:
In
Table 94
, the mask bits are set to suppress an interrupt when the corresponding event has occurred or
change in state has taken place.
Table 94. TMUX_TX_MSK, Mask Bits for INT Interrupt Signal (R/W) (Mask = 1, No Mask = 0)
Note:
In
Table 95
, the mask bits are set to suppress an interrupt when the corresponding event has occurred or
change in state has taken place.
Function
Reset
Default
0
0x40009
3
TMUX_RDECE3
Receive Pointer Decrement Event.
This event bit indicates
that a valid incoming pointer decrement indication was received
on port 3. Only port 1 information is valid in AU-4 mode and in
STS-1 mode. The mask bit is TMUX_RDECM3 (
Table 97 on
page 91
).
Receive Pointer Increment Event.
This event bit indicates that
a valid incoming pointer increment indication was received on
port 3. Only port 1 information is valid in AU-4 mode and in
STS-1 mode. The mask bit is TMUX_RINCM3 (
Table 97 on
page 91
).
Receive Path AIS Delta.
This delta bit indicates a change in
state of the TMUX_RPAIS3 (
Table 102 on page 94
) state bit,
which designates that the port 3 pointer interpreter is in the
alarm indication signal state. Only port 1 information is valid in
AU-4 mode and in STS-1 mode. The mask bit is
TMUX_RPAISM3 (
Table 97 on page 91
).
Receive Loss of Pointer Delta.
This delta bit indicates a
change in state of the TMUX_RLOP3 (
Table 102 on page 94
)
state bit, which designates that the port 3 pointer interpreter is in
the loss of pointer state. Only port 1 information is valid in AU-4
mode. The mask bit is TMUX_RLOPM3 (
Table 97 on page 91
).
2
TMUX_RINCE3
0
1
TMUX_RPAISD3
0
0
TMUX_RLOPD3
0
Address
Bit
Name
Function
Reset
Default
0x000
1
0x4000A
15:7
6:4
RSVD
Reserved.
TMUX_TLSPARM[3:1]
Transmit Low-Speed Parity Error Mask (Input Port
Number).
See
Table 90 on page 80
for description.
TMUX_TPOAC_PM
Transmit Path Overhead Access Channel (TPOAC) Par-
ity Error Mask.
See
Table 90
for description.
TMUX_TTOAC_PM
Transmit Transport Overhead Access Channel
(TTOAC) Parity Error Mask.
See
Table 90
for description.
TMUX_THSILOFM
Transmit High-Speed Input Loss of Frame Mask.
See
Table 90
for description.
TMUX_THSILOCM
Transmit High-Speed Input Loss of Clock Mask.
See
Table 90
for description.
3
1
2
1
1
1
0
1