148
Agere Systems Inc.
TMXF28155 Supermapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Data Sheet
June 2002
9 SPE Mapper Registers
(continued)
Table 165. SPE_TRDIREI_CTL, Transmit Path RDI and REI Control Register (R/W)
Table 166. SPE_TERRINS_CTL, Transmit Error Insertion Control (R/W)
Address
Bit
Name
Function
Reset
Default
0x00
1
0x3001E
15:8
7
RSVD
Reserved.
Transmit RDI Software Insert.
When 1, the value in
SPE_TG1DINS[3:1] is inserted into G1[3:1] in the trans-
mit frame; otherwise, hardware insert is enabled for RDI-
P insertion.
Transmit Trace Indicator Mismatch RDI Inhibit.
Con-
trol bit, when 1, the TIM failure will not contribute to the
automatic insertion of RDI-P; otherwise, the associated
alarm contributes to the generation of RDI-P.
Transmit Path Label Mismatch RDI Inhibit.
Control bit,
when 1, the PLM failure will not contribute to the auto-
matic insertion of RDI-P; otherwise, the associated alarm
contributes to the generation of RDI-P.
SPE_TUNEQ_PRDIINH
Transmit Path Unequipped RDI Inhibit.
Control bit,
when 1, the unequipped failure will not contribute to the
automatic insertion of RDI-P; otherwise, the associated
alarm contributes to the generation of RDI-P.
SPE_TLOP_PRDIINH
Transmit Loss of Pointer RDI Inhibit.
Control bit, when
1, the loss of pointer failure will not contribute to the auto-
matic insertion of RDI-P; otherwise, the associated alarm
contributes to the generation of RDI-P.
SPE_TPAIS_PRDIINH
Transmit Path AIS RDI Inhibit.
Control bit, when 1, the
path AIS failure will not contribute to the automatic inser-
tion of RDI-P; otherwise, the associated alarm contrib-
utes to the generation of RDI-P.
SPE_TPRDI_MODE
Transmit PRDI Mode.
When 1, 3-bit enhanced ERDI
mode is supported; when 0, the 1-bit RDI mode is
supported.
SPE_TREIP_INH
Transmit REI-P Inhibit.
When 1, inhibits automatic inser-
tion of REI-P.
SPE_TPRDIINS
6
SPE_TTIM_PRDIINH
0
5
SPE_TPLM_PRDIINH
0
4
0
3
0
2
0
1
0
0
0
Address
Bit
Name
Function
Reset
Default
0x000
0
0x3001F
15:3
2
RSVD
Reserved.
Bit Error Insert Control Bit.
When 1, bit errors will be
inserted on selected signals (whose error insert bits are set)
each time a pulse occurs on the BER_INS line.
Transmit B3 Error Insertion.
When 1, the B3 output will be
inverted.
Transmit G1 Error Insert.
When 1, an error will be inserted
continuously into the outgoing G1[7:4] bits, until reset to 0.
SPE_BERR_INS
1
SPE_TB3ERRINS
0
0
SPE_TREIERRINS
0