參數(shù)資料
型號: T8302
英文描述: T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q
中文描述: T8302因特網(wǎng)協(xié)議電話高級RISC機(jī)(ARM)的以太網(wǎng)使用IEEE 802.1q的服務(wù)質(zhì)量
文件頁數(shù): 130/248頁
文件大小: 7321K
代理商: T8302
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁當(dāng)前第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁
128
Agere Systems Inc.
T8302 Internet Protocol Telephone
Advanced RISC Machine (
ARM
)
Data Sheet
July 2001
11 10/100 2-Port Repeater and Backplane Segment Controller
(continued)
11.3.4.4 Isolate on an Incorrect Clock Frequency
The repeater slice continuously checks the frequency of the clock received from the PHY (
RX_CLK
) using the
internally generated 50 MHz clock as a timebase. The result is reflected in the
DS
and
SM
bits in the
global port
status register
(see Table 121 on page 141)
. If the clock frequency is incorrect for the selected speed, the
repeater slice can be programmed to isolate the port from the repeater slice by setting the automatic speed mis-
match protection bit (
ASMP
) in the
port configuration register 1
to one
(see Table 118 on page 138)
.
11.3.4.5 Automatic Speed Mismatch Protection
Once the port has been isolated due to improper speed setting, the
ARM
can be alerted by an interrupt. When the
PHY returns to the selected speed, the port will return without
ARM
intervention. The speed mismatch circuit
comes up from reset for proper operation based on the
SPD_SEL
pin and assumes that the
RX_CLK
is correct.
The detection logic looks at the
RX_CLK
frequency (and not the data to determine if the clock is correct or not),
using the criteria listed below.
I
An
RX_CLK
with a period of 60 ns or less will be detected as being a valid 25 MHz clock.
I
An
RX_CLK
with a period of 80 ns or more will be detected as being a valid 10 MHz clock. This includes an
RX_CLK
at a dc value of 1 V or 0 V, and everything in between.
I
An
RX_CLK
with a period between 60 ns and 80 ns will result in the detection logic holding the indication for the
last clock speed that was detected.
There is a 620 ns window of hysteresis in switching between indicating a valid 25 MHz clock to invalid, and from
switching between indicating a valid 10 MHz clock to invalid. The repeater slice must see the newly detected clock
speed for at least 620 ns before the switch is made. If the detection logic indicates an invalid
RX_CLK
for the mode
selected and the mode is changed to agree with the detected clock, the invalid indication will change immediately
to valid.
Unpartition when LINK_STATUS = FAIL
In an
IEEE
802.3 compliant system, the partition state machine for the port will not reconnect once it has parti-
tioned unless
LINK_STATUS
= OK were being reported. However, it is often the case that a port has partitioned
because the attached cable has had its receive pair shorted to its transmit pair. In such a case, it is convenient to
have the partition clear as soon as the condition is corrected, i.e., the cable is removed. To clear the partition the
repeater slice has an optional mode where the partition state machine will be independent of
LINK_STATUS
=
FAIL. To enable this mode, the
ULF
bit in the
port configuration register 1
(see Table 118 on page 138)
must be
set to 1.
11.3.5 Carrier Integrity Monitor
The repeater slice contains a carrier integrity monitor (CIM) state machine that monitors
CARRIER_STATUS
,
RXERROR_STATUS
, and
LINK_STATUS
variables via the
CRS
,
RX_ER, LIS
, and
RX_DV
inputs from the PHY.
The CIM will isolate the port from the repeater if two consecutive false carriers (
CARRIER_STATUS
= ON with no
subsequent SSDs detected) or a single false carrier in excess of the 468—484 bit time
FALSE_CARRIER_TIMER
that is implemented are received.
In some applications, the PHY will contain the CIM state machine in which case the mode may be disabled by set-
ting
CIMD
in the
port configuration register 1
to one
(see Table 118 on page 138)
.
In cases where the PHY does not contain the CIM, it must supply the proper signaling for false carrier indication as
described in
IEEE
802.3u Table 22-2 (
RX_DV
= 0,
RX_ER
= 1,
RXD[3:0]
= 1110). The port will reconnect per
27.3.1.5.1 of
IEEE
802.3.
相關(guān)PDF資料
PDF描述
T8502 T8502 and T8503 Dual PCM Codecs with Filters
T8503 T8502 and T8503 Dual PCM Codecs with Filters
T8531A T8531A/8532 Multichannel Programmable Codec Chip Set
T8531 T8502 and T8503 Dual PCM Codecs with Filters
T8532 T8502 and T8503 Dual PCM Codecs with Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8302A 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8302B 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8302F 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8303A 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8303ABNAD 制造商:Arcolectric 功能描述:1 Pole Miniature push button(with light)