參數(shù)資料
型號(hào): T8302
英文描述: T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q
中文描述: T8302因特網(wǎng)協(xié)議電話高級(jí)RISC機(jī)(ARM)的以太網(wǎng)使用IEEE 802.1q的服務(wù)質(zhì)量
文件頁數(shù): 227/248頁
文件大?。?/td> 7321K
代理商: T8302
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁當(dāng)前第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁
Agere Systems Inc.
225
Data Sheet
July 2001
T8302 Internet Protocol Telephone
Advanced RISC Machine (
ARM
)
17 Key and Lamp Controller (KLC)
(continued)
However, if any column inputs are found to be high indicates that a key must be pressed and the KLC will deter-
mine its location.
When a user depresses keys on the keypad, the keys often bounce before settling into the on state. To avoid this
problem, a debounce interval has been incorporated into the design. The debounce interval is the period between
detecting that a key has been pressed, and the time it scans the matrix to detect which specific key has been
pressed. During this interval of roughly 2.5 ms, the KLC switches to LED drive mode and drives the first three rows
of the LED matrix. After finishing the third LED row's time slice, the KLC disables the LED matrix and scans the key
matrix to determine which key has been pressed. This process involves asserting each row output individually for
roughly
125 ns
and checking the column inputs. When a certain row causes a certain column to be asserted, the
location of the key has been determined. At the end of this interval, the
key scan status register
is set with the
row and column of the pressed key
(see Table 204 on page 230)
and any enabled interrupts corresponding to the
key-press are asserted. The remaining four LED rows are driven after locating the key to finish the LED drive cycle
that was interrupted by the key location process.
The KLC provides a programmable delay interval after it detects a key transition. During this
noscan
interval the
key matrix will not be scanned. The KLC will not scan the key matrix for 0, 1, 2, or 3 LED drive cycles depending on
the programmed
noscan
code residing in the
noscan control register
,
see Table 202 on page 229
. After this nos-
can delay interval, the KLC begins waiting for the key to be released. During these key scan intervals, the KLC
asserts the row containing the pressed key and checks the column containing the pressed key. If the column is still
pulled high, the key is still depressed. If the column stays low, the key has been released and again the
key scan
status register
and
interrupt registers
are updated. A noscan period is also inserted after the key is released
before any new key presses can be noted.
The process for detecting a key press and release is summarized in the following state description:
I
Ready to detect key depression: the KLC is looking for a key depression and upon completion of driving the last
LED row (
ROW8
) it will sample all the rows of the key matrix. If it detects a key depression, it will enter the next
state.
I
Detected key depression: the KLC detected a key depression during the last key sample cycle. It waits 2.5 ms as
a key debounce time and then scans each row in the key matrix. The row/column address of the first key it finds
depressed will be recorded in the
key scan status register
. The press bit will also be set to 1 on the following
clock, setting the row/column address. This will generate an interrupt to the processor if the corresponding bit is
enabled in the interrupt controller. After recording the key depression in the
key scan status register
, the KLC
will enter the next state.
I
Detected key wait: after recording a key depression in its register, the KLC will not sample the key matrix at the
end of the cycle during which it scanned the matrix. In addition, the KLC will not scan the key matrix again for the
time set in the
noscan control register
.
I
Wait for key release: when the
noscan
interval has expired the KLC will enter this state. The KLC will sample the
key matrix looking only for the key recorded in its
key scan status register
. When the KLC detects that key as
not being depressed, it will reset the press bit in its
key scan status register
to 0.
I
Key released wait: the KLC detected that the key it recorded as pressed has now been released. The KLC will
wait the number of LED drive cycles programmed into its
noscan control register
before acting on any new key
depressions. When the noscan interval has expired, the KLC will enter the first state.
The circuit interface to the KLC should be designed so that the red and green LEDs associated with a key are
placed in the same row and adjacent columns. This would place both LEDs in the same register with the red LED
in the low nibble and the green LED in the high nibble.
If more than one key is depressed at a time, the KLC detects the first key that is registered as being pressed. If
multiple keys are pressed in one column of the key matrix during the keyboard scanning cycle, one row will attempt
to pull the column high while the other rows will pull the column low. To avoid a short in this situation, diodes have
been placed in the KLC interface matrix, see
Figure 30 on page 223
.
相關(guān)PDF資料
PDF描述
T8502 T8502 and T8503 Dual PCM Codecs with Filters
T8503 T8502 and T8503 Dual PCM Codecs with Filters
T8531A T8531A/8532 Multichannel Programmable Codec Chip Set
T8531 T8502 and T8503 Dual PCM Codecs with Filters
T8532 T8502 and T8503 Dual PCM Codecs with Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8302A 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8302B 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8302F 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8303A 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8303ABNAD 制造商:Arcolectric 功能描述:1 Pole Miniature push button(with light)