- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T8302 T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q PDF資料下載
參數(shù)資料
| 型號： | T8302 |
| 英文描述： | T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q |
| 中文描述： | T8302因特網(wǎng)協(xié)議電話高級RISC機（ARM）的以太網(wǎng)使用IEEE 802.1q的服務(wù)質(zhì)量 |
| 文件頁數(shù)： | 59/248頁 |
| 文件大?。?/td> | 7321K |
| 代理商： | T8302 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁
Agere Systems Inc.
57
Data Sheet
July 2001
T8302 Internet Protocol Telephone
Advanced RISC Machine (
ARM
)
6 Programmable Direct Memory Access (DMA) Controller
(continued)
6.1.1 DMA Transfer Setup Procedure
All DMA transfers are set up by doing the following:
I
Program the source address through the
DMA
source address register
(see Table 37 on page 64)
. This is the
beginning address where the DMA controller will start the transfer.
I
Program the destination address through the
DMA
preload destination start address register
(see Table 38
on page 64)
. This is the beginning address where the source data will be transferred.
I
Program the transfer count through the
DMA
preload transfer count register
(see Table 40 on page 65)
.
I
Program the burst size and number of hold states in the
DMA
burst and hold count register
(see Table 42 on
page 66)
. The DMA releases the bus to allow other masters access to it after each burst by the number of hold
states programmed in the
DMA
burst and hold count register
.
I
Program the appropriate control codes into the
DMA control register
(see Table 36 on page 62)
. This includes
setting the following:
— Peripheral select (
PS
)—selects Ethernet, IrDA, UART, or SSI for modes 1 and 2.
— Circular buffer mode (
CBM
)—specifies buffer wrapping for mode 1.
— Channel mode (
CMODE
)—selects memory-to-memory (mode 0), peripheral-to-memory (mode 1), or mem-
ory-to-peripheral (mode 2).
— Software DMA request enable (
SDRQ_E
)—enables software trigger used in modes 1 and 2.
— Software trigger DMA request (
SDRQ
)—software trigger used in modes 1 and 2.
— Channel transfer size (
CTS
)—selects 8-bit, 16-bit, or 32-bit transfers.
— Channel increment source address (
CIS
)—selects auto source address increment during burst read.
— Channel increment destination source address (
CID
)—selects auto destination address increment during
burst write.
— Channel start (
CS
)—begin the transfer.
Channel Priority:
The DMA controller has the highest priority for accessing the system bus. When bursts are transferred, the DMA
channel gets uninterrupted access to the system bus. If hold states are specified, the DMA channel deasserts its
bus request signal for one or more cycles following each write access to relinquish control of the system bus to the
ARM
.
DMA channels have a fixed priority, with channel 0 having the highest priority and channel 3 having the lowest pri-
ority.
Operational Comments:
To prepare for a DMA transfer, the required values are to be stored in the registers of one of the DMA channels, but
with the start bit (
CS
) of the
DMA control register
(see Table 36 on page 62)
set to 0. The transfer begins when
the start bit is set to 1. If the transfer completes, the start bit is automatically set to 0. In memory-to-memory mode
(mode 0), the core is stalled for the duration of the transfer burst. The maximum burst size is 256 words.
For a DMA transfer to or from a FIFO, writing 0 to the start bit prematurely terminates the transfer. When the DMA
channel is active, the
address
and
count registers
are read but not written.
The source and destination addresses satisfy alignment restrictions. If a word is being transferred, address bits 1:0
of the address are 0; if a half-word is transferred, address bit 0 is zero. Failure to follow alignment restrictions
causes the transfer to be terminated and an exception fault recorded in the
DMA status register
(see Table 43 on
page 66)
.
The DMA controller transfers up to 64 k-1 [bytes/half-words/words] at a time. Byte transfer to or from internal RAM
is available to support data transfer to or from peripheral modules. Mixed size transfers are not supported.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8502 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8503 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8531A | T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8531 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8532 | T8502 and T8503 Dual PCM Codecs with Filters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8302A | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8302B | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8302F | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8303A | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8303ABNAD | 制造商:Arcolectric 功能描述:1 Pole Miniature push button(with light) |
發(fā)布緊急采購，3分鐘左右您將得到回復。