- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371179 > T8302 T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q PDF資料下載
參數(shù)資料
| 型號： | T8302 |
| 英文描述： | T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q |
| 中文描述： | T8302因特網(wǎng)協(xié)議電話高級RISC機（ARM）的以太網(wǎng)使用IEEE 802.1q的服務(wù)質(zhì)量 |
| 文件頁數(shù)： | 213/248頁 |
| 文件大小： | 7321K |
| 代理商： | T8302 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁當(dāng)前第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁
Agere Systems Inc.
211
Data Sheet
July 2001
T8302 Internet Protocol Telephone
Advanced RISC Machine (
ARM
)
15 Synchronous Serial Interface (SSI)
(continued)
flag is set, and an interrupt, if enabled, is generated. The
MDOSDI
line stays high before the transfer begins and
after it ends. This is useful in multiple master systems where the
MDOSDI
line is always at a known state whenever
the control of the bus is relinquished to another master.
15.3.2.2 Slave
On the slave side, the data is sampled from
MDOSDI
at the falling edge of
SCK
and shifted onto
MDISDO
at the
rising edge if
SPOL
= 0. If
SPOL
= 1, the sampling and shifting edges are reversed. The received data is buffered
at the end of seven and a half shift clock cycles (i.e., on the eighth sampling
SCK
edge), the
SDONE
flag is set, the
interrupt, if enabled, is generated, and the end of transfer is indicated. The output, however, remains valid until
SSN
is deasserted. At that time, the
MDISDO
pin stops driving.
15.3.3 Transfer Start
Every SSI transfer consists of an initiation period, followed by eight
SCK
cycles if the 8-bit data transfer takes
place, and finally the ending period. The details for the data transfer were considered in the previous section. Here
the initiation period is discussed for each of the different formats selected for the master and slave modes of oper-
ation.
If the SSI is configured as a master, all transfers are initiated by a write to the
SSI data register
. Such a write is
necessary even if the master is only interested in receiving data from the slave. There is a delay of three system
clock cycles after the write access before the start of the serial transfer. If
SPHA
= 0,
SCK
remains at its idle state
for the first half of the cycle following the write to the
SSI data register
. If
SPHA
= 1, the transfer cycle begins
immediately with the
SCK
going from its inactive level to the active level.
If the SSI is configured as a slave and
SPHA
= 0, a transfer begins if the
SSN
line is pulled low. The MSB of the
data written in the slave
SSI data register
initially appears on the
MDISDO
line. If the SSI is configured as a slave
and
SPHA
= 1, a transfer begins with the first active edge of
SCK
, provided that the slave is selected (
SSN
asserted).
15.3.4 Transfer End
A transfer is complete if all 8 bits are shifted in serially, the data is transferred to the read data buffer, and the
SDONE
flag is set. The interrupt signal (
IRQ
) will be active if
SDONEE
is set in the
SSI interrupt enable register
.
15.3.4.1 Master Operation
If the SSI is configured as a master, the received byte is transferred to the read-buffer at the end of eight
SCK
clock
cycles. The
SDONE
flag is set after a delay (independent of the
SCK
rate) of one system clock cycle.
15.3.4.2 Slave Operation
If the SSI is configured as a slave, the ending period depends on the value of
SPHA
. If
SPHA
= 0,
SDONE
is set at
the end of the eighth
SCK
cycle (one-half
SCK
cycle after the last bit is sampled by the slave). If
SPHA
= 1,
SDONE
is set in the middle of the eighth
SCK
cycle (at the time the last bit is sampled). Since the master always
ends the transfer at the end of the eighth
SCK
cycle, the
SDONE
bit in the slave completes the transfer
if
SPHA
= 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8502 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8503 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8531A | T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8531 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8532 | T8502 and T8503 Dual PCM Codecs with Filters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8302A | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8302B | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8302F | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8303A | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die |
| T8303ABNAD | 制造商:Arcolectric 功能描述:1 Pole Miniature push button(with light) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。