參數(shù)資料
型號(hào): T8302
英文描述: T8302 Internet Protocol Telephone Advanced RISC Machine (ARM) Ethernet QoS Using IEEE 802.1q
中文描述: T8302因特網(wǎng)協(xié)議電話高級(jí)RISC機(jī)(ARM)的以太網(wǎng)使用IEEE 802.1q的服務(wù)質(zhì)量
文件頁(yè)數(shù): 74/248頁(yè)
文件大?。?/td> 7321K
代理商: T8302
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)
72
Agere Systems Inc.
T8302 Internet Protocol Telephone
Advanced RISC Machine (
ARM
)
Data Sheet
July 2001
7 Programmable Timers
(continued)
The following text describes the general usage of the watchdog timer:
I
Set the
count rate register
(see Table 47 on page 74)
to divide the clock input for the watchdog timer. The count
rate is selected by programming the watchdog timer count rate field (
WTR
) with an index of between 0 and 11.
I
Set the watchdog timer to run off of the system clock or the RTC crystal by setting the
WIC
bit in the
timer con-
trol register
(see Table 52 on page 76)
. This must be done before
WTE
is set.
I
Set the watchdog timer
WTI
bit in the
timer control register
to generate an interrupt or a reset when the timer
expires.
I
Set the watchdog timer
WTR
bit in the
timer control register
for the desired reset mode.
I
Enable the timer by setting the
WTE
bit in the
timer control register
.
I
When the timer is enabled, the
WT count register
(see Table 49 on page 75)
begins counting upwards. Writing
0xFADE to the
WT count register
will reset the timer and the count will start counting from 0 again.
I
When the
WT count register
value reaches 0xFFFF, the
timer status register
bit
WTS
(see Table 50 on page
75)
bit will be set.
I
If
WTM
is set to 1 in the
timer interrupt mask register
, the timer IRQ in the
interrupt request status register
(see Table 26 on page 51)
will be asserted (assuming it has been enabled in the
interrupt request enable reg-
ister
(see Table 27 on page 51)
.
I
Write a 1 to the
WTS
bit of the
timer status register
(see Table 50 on page 75)
to clear the watchdog timer inter-
rupt.
The watchdog timer function is illustrated below.
5-8226(F)
Figure 10. Watchdog Timer Block Diagram
Comments
I
The
WT count register
(see Table 49 on page 75)
can be read at any time, but cannot be written after the watch-
dog timer has been enabled.
I
A write access to the
WT count register
(see Table 49 on page 75)
address with a data value 0xFADE causes
the
WT count register
(see Table 49 on page 75)
to be set to the all-zeros value. Writing 0xFADE to the
WT
count register
will also clear the
WT
status bit.
I
If the watchdog timer enable bit
WTE
(see Table 52 on page 76)
is set to 1 and the
WT count register
incre-
ments to the all-ones value, the watchdog timer time-out signal is asserted. The effect of the watchdog time-out
is determined by the value of the watchdog timer interrupt bit
WTI
in the
timer control register
(see Table 52 on
page 76)
. If
WTI
is 1, a watchdog time-out will cause an interrupt. If another time-out occurs before the interrupt
is cleared in the
timer status register
, a watchdog reset will occur. If
WTI
is 0, a time-out will always cause a
watchdog reset.
P
WATCHDOG TIMER COUNT RATE
WATCHDOG TIMER ENABLE
WATCHDOG TIMER TIMEOUT
WT COUNT REGISTER
RESET
VALUE 0XFADE
ALL 1s
相關(guān)PDF資料
PDF描述
T8502 T8502 and T8503 Dual PCM Codecs with Filters
T8503 T8502 and T8503 Dual PCM Codecs with Filters
T8531A T8531A/8532 Multichannel Programmable Codec Chip Set
T8531 T8502 and T8503 Dual PCM Codecs with Filters
T8532 T8502 and T8503 Dual PCM Codecs with Filters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T8302A 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8302B 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8302F 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8303A 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Terminator Die
T8303ABNAD 制造商:Arcolectric 功能描述:1 Pole Miniature push button(with light)