
Agere Systems Inc.
61
Data Sheet
July 2001
T8302 Internet Protocol Telephone
Advanced RISC Machine (
ARM
)
6 Programmable Direct Memory Access (DMA) Controller
(continued)
6.2 DMA Registers
Table 35. DMA Controller Register Map
Register
Address
0xE000 2000
0xE000 2004
0xE000 2008
0xE000 200C
0xE000 2010:201C
0xE000 2020
0xE000 2024
0xE000 2028
0xE000 202C
0xE000 2030:203C
0xE000 2040
0xE000 2044
0xE000 2048
0xE000 204C
0xE000 2050:205C
0xE000 2060
0xE000 2064
0xE000 2068
0xE000 206C
0xE000 2070:207C
0xE000 2080
0xE000 2084
0xE000 2088
0xE000 208C
0xE000 2090:209C
0xE000 20A0
0xE000 20A4
0xE000 20A8
0xE000 20AC
0xE000
20B0:20BC
0xE000 20C0
0xE000 20C4
0xE000 20C8
0xE000 20CC
0xE000
20D0:20FC
0xE000 2100
0xE000 2104
0xE000 2108
0xE000 210C
DMA control register for channel 0
(see Table 36 on page 62)
.
DMA control register for channel 1.
DMA control register for channel 2.
DMA control register for channel 3.
Reserved.
DMA source address register for channel 0
(see Table 37 on page 64)
.
DMA source address register for channel 1.
DMA source address register for channel 2.
DMA source address register for channel 3.
Reserved.
DMA preload destination start address register for channel 0
(see Table 38 on page 64)
.
DMA preload destination start address register for channel 1.
DMA preload destination start address register for channel 2.
DMA preload destination start address register for channel 3.
Reserved.
DMA destination address register for channel 0
(see Table 39 on page 64)
.
DMA destination address register for channel 1.
DMA destination address register for channel 2.
DMA destination address register for channel 3.
Reserved.
DMA preload transfer count register for channel 0
(see Table 40 on page 65)
.
DMA preload transfer count register for channel 1.
DMA preload transfer count register for channel 2.
DMA preload transfer count register for channel 3.
Reserved.
DMA transfer count register for channel 0
(see Table 41 on page 65)
.
DMA transfer count register for channel 1.
DMA transfer count register for channel 2.
DMA transfer count register for channel 3.
Reserved.
DMA burst and hold count register for channel 0
(see Table 42 on page 66)
.
DMA burst and hold count register for channel 1.
DMA burst and hold count register for channel 2.
DMA burst and hold count register for channel 3.
Reserved.
DMA status register
(see Table 43 on page 66)
.
Reserved.
DMA interrupt register
(see Table 44 on page 68)
.
DMA interrupt enable register
(see Table 45 on page 69)
.