
Agere Systems Inc.
45
Data Sheet
July 2001
T8302 Internet Protocol Telephone
Advanced RISC Machine (
ARM
)
4 Reset/Clock Management
(continued)
Table 20. RTC Divider Register
4.2.17 RTC Interrupt Status Register
This register displays the current status of the
IWI
and
AI
interrupts. Table 21 shows the format of the
RTC inter-
rupt status register
.
4.2.18 RTC Interrupt Enable Register
This register enables the interrupts in the
RTC interrupt status register
. Table 22 shows the format of the
RTC
interrupt enable register
.
Address 0xE000 C00C
Bit #
Name
Bit #
31:15
14:0
31:15
RSVD
14:0
CCC
Name
RSVD
CCC
Description
Reserved.
Clock counter.
Table 21. RTC Interrupt Status Register
Address 0xE000 C010
Bit #
Name
Bit #
31:2
31:2
RSVD
1
0
AI
IWI
Name
RSVD
IWI
Description
Reserved.
Illegal write interrupt. Set whenever software attempts to write to the
RTC divider regis-
ter
(see Table 20 on page 45)
while it is enabled, or when software attempts to write to
the
RTC seconds count register
(see Table 19 on page 44)
while the divider is enabled
and
an update to the seconds counter is about to be made.
1
To reset this bit write a 1 to it.
Alarm interrupt.
Set when seconds count = alarm register.
0
AI
To clear this bit write a 1 to it.
Table 22. RTC Interrupt Enable Register
Address 0xE000 C014
Bit #
Name
Bit #
31:2
31:2
RSVD
1
0
IWI ENA
AI ENA
Name
RSVD
IWI ENE
Description
Reserved.
Illegal write interrupt enable. If this bit and the
IWI
bit is set,
IRQ_RTC
will be active.
Default = 0 on reset.
Alarm interrupt enable. If this bit is set and the
AI
bit is set, the real-time clock interrupt
will be asserted in the
interrupt request status register IRSR
(see Table 26 on page
51)
. The appropriate bit in the
interrupt request enable register IRER
(see Table 27 on
page 51)
must also be set.
Default = 0 on reset.
1
0
AI ENA